SI5396B-A-GM

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

The SI5396B-A-GM is a high-performance clock generator/jitter attenuator/clock multiplier designed specifically for use in high-speed data transmission applications such as optical networks, digital telecommunications, and enterprise networks. The device accurately multiplies, divides, and formats input clock signals using integrated DLL and PLL circuitry. The SI5396B-A-GM belongs to the Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers family.

The SI5396B-A-GM has a wide range of applications. It can be used to generate any differential/single-ended output frequency from 10–400MHz from a single crystal or from any differential/single-ended input frequency up to 1.5GHz. The SI5396B-A-GM also provides superior jitter attenuation. It has an adjustable PLL bandwidth that can be used to bring jitter down to as low as 1ps peak-to-peak. The device also features a selectable input path, allowing users to choose between a high-frequency path and a low-frequency path. This feature enables the SI5396B-A-GM to reject out-of-band noise and improves the overall performance of the system.

The SI5396B-A-GM uses an advanced architecture that combines a digital phase-locked loop (DPLL) with a delay-locked loop (DLL). The DPLL is used to lock the output frequency to a reference clock, while the DLL is used to keep the duty cycle of the output clock stable. The DPLL consists of a Voltage-Controlled Oscillator (VCO), a phase detector, and a loop filter. The phase detector compares the phase of the reference clock with the output of the VCO. If it detects a phase difference, it sends a control voltage to the VCO, which adjusts its frequency such that both signals have the same phase. The loop filter passes the control voltage to the VCO, thus allowing it to precisely adjust the frequency of the output.

The DLL uses two phase comparators, an analog voltage-controlled delay line (VCDL), and several digital logic modules to generate the output clock. The two phase comparators compare the phases of the reference clock and the output clock. If the phase difference is greater than a predetermined threshold, the phase comparator sends a control voltage to the VCDL, which adjusts the delay of the output clock. The digital logic modules in the DLL use this control voltage to generate the output clock and adjust its duty cycle accordingly.

The SI5396B-A-GM is a highly integrated solution that enables designers to quickly implement clock generation with jitter attenuation. It features a wide input/output frequency range, excellent jitter attenuation, and programmable phase/duty cycle control. All these features make the SI5396B-A-GM an ideal choice for high-speed data transmission applications.

The specific data is subject to PDF, and the above content is for reference