ADAU1301-02CDZ-RL

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

The ADAU1301-02CDZ-RL is an Audio A/D code (ADC) and digital signal processor (DSP) audio companding chip. This chip is equipped with a digital-to-analog converter (DAC) as well as a stereo sampling clock source. In terms of interface, ADAU1301-02CDZ-RL uses an efficient I2S (Inter-IC Sound) protocol with dual DSP ports. It is designed to properly route digital audio in and out for a variety of applications. ADAU1301-02CDZ-RL is mainly used for companding and encoding of audio signals in embedded systems.

The ADAU1301-02CDZ-RL audio companding chip is capable of compressing high-quality audio signals into data sizes suitable for transmission or storage. The chip is able to decode audio from any I2S compatible device. The ADAU1301-02CDZ-RL supports sampling rates up to 24bits per sample and sampling frequencies of up to 48kHz. It also offers clock inputs, data inputs and outputs, general purpose pins, and I2S port.

The chip features an integrated digital companding block that converts any audio signal into three distinct compressions: Linear, Logarithmic, and Hybrid Logarithmic. The linear conversion is used when the audio signal is low-level and when no compression is needed. The Logarithmic conversion is suitable for high-level signals, while the Hybrid Logarithmic conversion is used when multiple audio signals need to be compressed. Also, the ADAU1301-02CDZ-RL supports dual-clocking modes so that two channels of audio can be sampled simultaneously at different sampling rates and frequencies.

The I2S interface of ADAU1301-02CDZ-RL complies with the I2S protocol. The dual DSP ports allow for multiple DSP cores to be connected to the chip and for audio data to be streamed between them. The I2S port allows for up to two channels of data to be streamed, each with a 24bit resolution. The chip also features a dedicated control register port for setting up the parameters of the audio coders. The control register port is able to store up to four sets of data, with each set containing up to 16 bytes of data.

The ADAU1301-02CDZ-RL is a versatile audio companding chip that is used in a variety of embedded systems. It has been designed to reduce the size of audio data for transmission or storage. The chip is capable of compressing audio using the linear, logarithmic, and hybrid-logarithmic compressions. It can also handle dual-clock modes and can stream two channels of audio per sample. TheI2S port allows for data to be streamed between multiple DSP cores while the control register port allows for the setting up of the parameters of the audio coders. The ADAU1301-02CDZ-RL is thus an ideal choice for embedded audio applications.

The specific data is subject to PDF, and the above content is for reference