AFBR-5803AZ

Due to market price fluctuations,if you need to purchase or consult the price.You can contact us or emial to us:   sales@allicdata.com

1. Description

The AFBR-5803AZ family of transceivers from Broadcom® provide the system designer with products to implement a range of Fast Ethernet, FDDI, and Asynchronous Transfer Mode (ATM) designs at the 100 Mb/s-125 MBd rate. The transceivers are all supplied in the industry standard 1 × 9 SIP package style with either a duplex SC or a duplex ST*1 connector interface.

2. Features

    1. Full compatibility with the optical performance requirements of the FDDI PMD standard

    2. Full compatibility with the FDDI LCF-PMD standard

    3. Full compatibility with the optical performance requirements of the ATM 100-Mb/s physical layer

    4. Full compatibility with the optical performance requirements of 100BASE-FX version of IEEE802.3u

    5. Multisourced 1 × 9 package style with choice of duplex SC or duplex ST1 receptacle

    6. Wave solder and aqueous wash process compatible

    7. Single +3.3V or +5V power supply

    8. RoHS compliance

3. Applications

    1. Multimode fiber backbone links

    2. Multimode fiber wiring closet to desktop links

    3. Very low cost multimode fiber links from wiring closet to desktop

    4. Multimode fiber media converters

4. Transmitter Sections

The transmitter section of the AFBR-5803AZ and AFBR-5805Z series usee 1300-nm surface-emitting InGaAsP LEDs. These LEDs are packaged in the optical subassembly portion of the transmitter section. They are driven by a custom silicon IC, which converts differential PECL logic signals, ECL referenced (shifted) to a +3.3V or +5V supply, into an analog LED drive current.

5. Receiver Sections

The receiver sections of the AFBR-5803AZ and AFBR-5805Z series use InGaAs PIN photodiodes coupled to a custom silicon transimpedance preamplifier IC. These are packaged in the optical subassembly portion of the receiver. These PIN/preamplifier combinations are coupled to a custom quantizer IC that provides the final pulse shaping for the logic output and the Signal Detect function. The data output is differential. The signal detect output is single-ended. Both data and signal detect outputs are PECL compatible, ECL referenced (shifted) to a +3.3V or +5V power supply