ISL83387EIV-T

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

Interface - Drivers, Receivers, Transceivers

ISL83387EIV-T is a low power, high-speed, low skew, 3.3V ECL CMOS interface for clock and reset signals. It is designed for applications that require reliable communication between two systems. The device provides an ECL compatible, low-skew, differential clock output together with an ECL CMOS reset signal.

ISL83387EIV-T offers an application field with flexibility. It is used for general purpose and clock generator applications, such as cell phone and personal digital assistant (PDA) systems. It is also used for digital storage and image processing systems and in low to medium speed communications. The device is a bridge between ECL and CMOS output devices, providing higher speed and buffered output for clock and reset signals.

Features:

• Low power consumption
• Differential clock output
• Single-ended ECL reset output
• Low skew operation
• Multiple output clock sources
• Ease of use in design

Applications:

• Cell phones
• PDAs
• Digital storage systems
• Image processing systems
• Low to medium speed communications
• General purpose and clock generator applications

Working Principle:

ISL83387EIV-T is composed of differential output buffers, a device input multiplexer, and a latch. The device inputs are from separate ECL and CMOS compatible clock and reset sources. The device can be programmed with one of eight different clock source clocks by setting the Input Select (I.S.) pins. The device then outputs a buffered and multiplexed CMOS clock with four ECL sources. A ECL CMOS reset signal is also output.

The device inputs are double buffered and low skew outputs. This provides isolation between sources and the output buffers with minimal jitter on the outputs. The ECL clock sources are buffered and can be adjusted to minimize skew between the sources and the output clock. The multiplexer allows different clock sources to be used to minimize the amount of buffered clock produced.

The outputs contain a 35 ps jitter and are suitable for general purpose and image processing applications. Using the ECL clock sources allow for long trace runs with minimal noise pickup and reduced clock skew compared to using a single CMOS clock. The device is also well suited for applications that require high reliability and low jitter since the buffered clock is not affected by changes in the clock source.

In conclusion, ISL83387EIV-T is a versatile device for applications requiring reliable communication between two systems. It offers low power consumption, low skew operation, and multiple output clock sources. This makes it suitable for cell phones, PDAs, digital storage systems, image processing systems, low to medium speed communication, and general purpose and clock generator applications. It has a buffered and multiplexed output with an ECL CMOS reset signal and provides a great way to minimize clock skew. The device is well suited for applications that require high reliability and low jitter.

The specific data is subject to PDF, and the above content is for reference