MC100ELT28DTR2

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

Logic translators and level shifters are important components for the implementation of data communication. The MC100ELT28DTR2 is a precise, low-cost, single-channel logic translators and level shifters for Serializer/Deserializer (SerDes) and high-speed digital communication application. The device is designed to receive a low-voltage pseudo-ECL (PECL) signal, translate and level shift this signal to a lower CMOS compatible signal. In addition, the MC100ELT28DT include built-in internal 50-ohm differential termination, CMOS output buffers and VBST voltage bias generator providing a low-cost single-chip solution.

Application Field

The MC100ELT28DT are non-inverting level shifters that include built-in internal 50-ohm differential termination and CMOS output buffers. It is mainly used to convert an early high-speed logic level signal to a lower voltage level compatible with common logic devices. This device can be applied to local and wide-area serial communications, data transfer at speeds of up to 1.0625 Gb/s and designed for a wide range of data rates, such as from 1.2288 MHz to 774.25 MHz. It is also applicable in high-speed serial links, including Fibre Channel, optical links, and Ethernet, as well as gigabit SERDES testing applications, optical transceivers and wireless chipsets.

Working Principle

The MC100ELT28DTR2 device utilizes a hybrid technology combining CMOS and PECL logic level shifter to achieve the desired voltage signal level transition between two different logic families. It operates with a high signal performance and superior noise margin characteristics. Thanks to the built-in hybrid technology, the transition speed is optimized and no external components are needed. The signal is then passed through an external resistor R1, with an input voltage of up to 500 mV peak-to-peak, and buffered by a complementary emitter follower-MOSFET output stage. Because of the unique combination of CMOS and PECL inputs, this device can provide a high level of noise immunity.

The MC100ELT28DTR2 can be used in Serializer/Deserializer (SerDes) and high-speed digital communication applications that require precise signal shifting and low power consumption. The device can be used for both source-synchronous data clocking and intermediate-frequency data clocking applications. It has a wide operating temperature range of -40°C to 85°C, which makes it suitable for use in a wide range of applications.

To sum up, the MC100ELT28DTR2 is a precise, low-cost, single-channel logic translator and level shifter with built-in internal 50-ohm differential termination, CMOS output buffers and VBST voltage bias generator, providing a low-cost single-chip solution for Serializer/Deserializer (SerDes) and high-speed digital communication applications. It is highly suitable for local and wide-area serial communications, data transfer at speeds of up to 1.0625 Gb/s and gigabit SERDES testing applications, optical transceivers, and wireless chipsets.

The specific data is subject to PDF, and the above content is for reference