PI6C48535-01LE

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

The PI6C48535-01LE is an advanced high-performance 3.3 V Clock Buffer with advanced power-down and clock-fail monitoring features. It supports 1:5, 1:4 and 1:3 fanout operations and features 100 ps cycle-to-cycle jitter performance. It is designed to provide high performance for long-length (30+ cm) or high capacitance driven transmission lines.

The PI6C48535-01LE is part of the Precision Integrated Clock Management Series family which offers the low power, low jitter, low skew and wide frequency range; it is designed to meet the clock fan-out requirements of the latest generation of microprocessors, DSPs, FPGAs and ASICs, as well as for other long length/high capacitance driven transmission applications.

The PI6C48535-01LE is a single Chip Clock Buffer, which provides a 1:5, 1:4, or 1:3 fanout operation between the clock input and the clock output. It is capable of supporting an input Clock Frequency up to 500 MHz and an output frequency of up to 100 MHz. The device has a low Power consumption of 24 mW, 10.20 mV/ns power down and 18 mV/ns clock fail monitoring. The device is also RoHS compliant.

The PI6C48535-01LE features a single differential clock input with a double Termination, one for the true (invert) and one for the complementary line (noninvert). The output of the device is available in either single (1:5) or differential (1:4/1:3) configuration. Each output pin is capable of driving up to 15 pF of capacitive loading. The device also contains a power-down and clock-fail monitoring feature to monitor the input clock frequency.

The PI6C48535-01LE provides 100 ps cycle-to-cycle jitter performance and is optimized for advancing the timing of digital signals. It ensures that clock signals are delivered with low jitter and no propagation delay skew. This device is able to source and sink 100 mA of I/O current, eliminating the need for external termination resistors. It also allows for a selectable output polarity.

In summary, the PI6C48535-01LE is a high performance 3.3 V Clock Buffer ideal for a variety of applications such as microprocessors, DSPs, FPGAs and ASICs, as well as other long length/high capacitance driven transmission applications. It has a low power consumption and supports a 1:5 (single) or 1:4/1:3 (differential) fan-out operation. It features 100 ps cycle-to-cycle jitter performance for long-length (30+ cm) or high capacitance driven transmission lines. Additionally, its advanced power-down and clock-fail monitoring features provide for improved reliability.

The specific data is subject to PDF, and the above content is for reference