SN74LS367ADR

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

The SN74LS367ADR is a quad Biphase Mark Decoder crafted by Texas Instruments. This device can be classified as a device belonging to the Logic – Buffers, Drivers, Receivers and Transceivers family. The SN74LS367ADR is a typical 3-State decoder/demultiplexer, with capabilities of decoding signals from two inputs, labeled A and B and four outputs, labeled O0, O1, O2 and O3.

The main purpose of the SN74LS367ADR is to decode/demultiplex Biphase Mark code (BMC) data frames with two device select inputs (A and B) and decode/demultiplex the same data frame to corresponding one of the four outputs (O0, O1, O2 and O3). The BMC information is stored in an internal register and is updated according to the data input; the C0, C1 outputs act as status flags and provide overall control.

A popular application of the SN74LS367ADR is providing serial-to-parallel conversion to input digital information. This is done when assembling or storing data in a very compact form or for applications that require high data rates that would cause excessive overheads for interlaced data to be sent along parallel data channels.

The SN74LS367ADR also has built-in power-saving features, such as data-hold, data-retention, auto power-down and auto power-up. The device also provides for internal error detection and correction, as well as auto acknowledge and error-counting mechanisms, making it an excellent choice for applications requiring high reliable data communications systems.

The SN74LS367ADR works according to the following mechanism. When a BMC frame is received, the received bit is clocked into the internal register and the appropriate output is asserted. When the BMC frame is complete, the outputs are deasserted and the next bit is clocked in. Outputs are latched to the last valid bits that have been received in their respective BMC frames. A "go/no-go" status is then indicated on the C0-C1 pins. The SN74LS367ADR utilizes a unique CMOS implementation to minimize power dissipation and to provide fast data reception and output enable/disable at low logical power levels.

The SN74LS367ADR is especially useful in applications that require high performance, reliability and robustness as well as low power consumption. It can be used in memory or register-oriented synchronous communication systems for both data transmission and data reception, or for applications where serial-to-parallel data conversion is required. The SN74LS367ADR has a wide range of applications ranging from telecommunication (satellite and terrestrial), multimedia, and computer storage to automotive, consumer, military and industrial applications.

The specific data is subject to PDF, and the above content is for reference