SN74LV273AZQNR Integrated Circuits (ICs)

Packaging:	Tape & Reel (TR)
Part Status:	Active
Function:	Master Reset
Type:	D-Type
Output Type:	Non-Inverted
Number of Elements:	1
Number of Bits per Element:	8
Clock Frequency:	160MHz
Max Propagation Delay @ V, Max CL:	10.5ns @ 5V, 50pF
Trigger Type:	Positive Edge
Current - Output High, Low:	12mA, 12mA
Voltage - Supply:	2 V ~ 5.5 V
Current - Quiescent (Iq):	20µA
Input Capacitance:	2pF
Operating Temperature:	-40°C ~ 85°C (TA)
Mounting Type:	Surface Mount
Package / Case:	20-VFBGA
Base Part Number:	74LV273
Series:	74LV

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

Introduction
SN74LV273AZQNR is a low voltage octal D-type transparent latch that utilizes flip flops designed with CMOS logic. It is capable of operating from a 2.7V to 3.6V supply and is packaged in a 20-pin, tiny skinny package compatible with a 20 to 28-pin QFN package. SN74LV273AZQNR features low power supply current (Icc) of 1.2mA (typical), fast access time of 10 ns, and high noise immunity of 25 mV (typical). The device also features 2 output enable (OEAB & OEBC) pins that are used to control the conditions of the outputs.Application Fields of SN74LV273AZQNR
SN74LV273AZQNR is mainly used in logic applications. These applications include latching data into memories, providing digital logic for control functions and data paths, creating temporary holding registers, and generating timing operations. It can also be used in applications such as shift registers, memory address decoders, clock dividers, digital signal conditioners, and edge triggered systems.Working Principle of SN74LV273AZQNR
The working principle of the SN74LV273AZQNR is based on the use of D-type flip-flops. The flip-flops are configured to act as latches, allowing the data stored in them to be retained regardless of the clock signal. The latch is composed of an array of two master-slave flip-flops, driven by a positive-edge triggered clock signal. Each of these flip-flops is formed by a pair of inverters, and has two inputs - a "Set" input and a "Data" input.When a positive-edge triggered clock signal is applied, the data present on the "Data" input is transferred to the "Q" output.The latch then retains the data until another positive-edge clock signal is applied. An "enable" signal is provided to control whether the latch functions. If the "enable" signal is logic low, the flip-flop is disabled, preventing changes in the output.Conclusion
In conclusion, the SN74LV273AZQNR is a low voltage octal D-type transparent latch with an array of two master-slave flip-flops, driven by a positive-edge triggered clock signal. The device is capable of operating from a 2.7V to 3.6V supply and is packaged in a 20-pin, tiny skinny package compatible with a 20 to 28-pin QFN package. It can be used in logic applications such as shift registers, memory address decoders, clock dividers, digital signal conditioners, and edge triggered systems.

The specific data is subject to PDF, and the above content is for reference

Part Number	Manufacturer	Price	Quantity	Description