AD9626-250EBZ

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

The AD9626-250EBZ evaluation board is primarily designed for evaluating the performance of the AD9626 low-noise, 250 MSPS pipeline ADC. This board has been designed to minimize the variation in the performance of the device. Evaluation board optimization has been conducted for each of the device’s performance parameters, including input timing, input linearity, clock jitter, noise, signal-to-noise ratio (SNR) and signal-to-noise and distortion (SINAD).

AD9626-250EBZ is an ideal evaluation board for testing and probing the performance of the AD9626 low-noise 250 MSPS pipeline ADC. The design of the board is based on the input requirements for the device, and it includes a series of boards, connectors, and components to provide the necessary environment for data transmission and power supplies. On-board amplifiers, filters, and other blocks are provided to optimize the device’s performance. Throughput-based testing scripts are included for quick characterization of the device.

The AD9626-250EBZ evaluation board operates by transforming an analog signal into a digital signal, and is powered by a power supply. The analog signal is first fed through the external signal conditioning stage, which consists of a set of low noise, low gain filters and a signal amplifier. The signal is then fed into an analog-to-digital converter to be digitized. The AD9626 low-noise, 250 MSPS pipeline ADC is triggered by the external clock and converts the incoming analog signal to digital word at 250 Mega Samples Per Second (MSPS). It then produces a digital output of the signals that is further processed in the FPGA.

The FPGA on AD9626-250EBZ performs three major functions, it functions to capture and condition the incoming signal, it verifies the signal path timing and linearity, and it drives the serial output to the host controller. In FPGA development mode, various applications such as image processing, communications, and ADC testing can be developed on the FPGA. The user can use the onboard JTAG port to debug and program the application in the FPGA.

The AD9626-250EBZ is a versatile evaluation board for testing and evaluating the performance of AD9626 low-noise 250 MSPS pipeline ADC. The evaluation board includes a wide range of components and connectors that enable easy probing of the ADC’s performance parameters like SNR, SINAD, clock jitter, and analog linearity. The AD9626-250EBZ is ideal for developers interested in testing the performance of the ADC for their applications.

The specific data is subject to PDF, and the above content is for reference