ADP5052ACPZ-R7 Integrated Circuits (ICs)

Due to market price fluctuations,if you need to purchase or consult the price.You can contact us or emial to us:   sales@allicdata.com

1. DESCRIPTION

The ADP5052ACPZ-R7 combines four high performance buck regulators and one 200 mA low dropout (LDO) regulator in a 48-lead LFCSP package that meets demanding performance and board space requirements. The device enables direct connection to high input voltages up to 15 V with no preregulators. Channel 1 and Channel 2 integrate high-side power MOSFETs and low-side MOSFET drivers. External NFETs can be used in low-side power devices to achieve an efficiency optimized solution and deliver a programmable output current of 1.2 A, 2.5 A, or 4 A. Combining Channel 1 and Channel 2 in a parallel configuration can provide a single output with up to 8 A of current. Channel 3 and Channel 4 integrate both high-side and low-side MOSFETs to deliver output current of 1.2 A.  The switching frequency of the ADP5052ACPZ-R7 can be programmed or synchronized to an external clock. The ADP5052ACPZ-R7 contains a precision enable pin on each channel for easy power-up sequencing or adjustable UVLO threshold. The ADP5052ACPZ-R7 integrates a general-purpose LDO regulator with low quiescent current and low dropout voltage that provides up to 200 mA of output current.

2. FEATURES

    1. Wide input voltage range: 4.5 V to 15 V

    2. ±1.5% output accuracy over full temperature range

    3. 250 kHz to 1.4 MHz adjustable switching frequency

    4. Adjustable/fixed output options via factory fuse

    5. Power regulation

        - Channel 1 and Channel 2: programmable 1.2 A/2.5 A/4 A sync buck regulators with low-side FET driver

        - Channel 3 and Channel 4: 1.2 A sync buck regulators

        - Channel 5: 200 mA low dropout (LDO) regulator

        - Always alive 5.1 V LDO supply for tiny load demand

    6. Single 8 A output (Channel 1 and Channel 2 operated in parallel)

    7. Precision enable with 0.8 V accurate threshold

    8. Active output discharge switch

    9. FPWM or automatic PWM/PSM mode selection

  10. Frequency synchronization input or output

  11. Optional latch-off protection on OVP/OCP failure

  12. Power-good flag on selected channels

  13. UVLO, OCP, and TSD protection

  14. 48-lead, 7 mm × 7 mm LFCSP package

  15. −40°C to +125°C junction temperature

3. APPLICATIONS

    1. Small cell base stations

    2. FPGA and processor applications

    4. Security and surveillance

    5. Medical applications