AT27C400-90JC

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

AT27C400-90JC is a 40-pin parallel electrically erasable programmable logic device (EEPLD) from Atmel’s family of the same devices. It is a low-cost, low-power, high-density device that is ideal for many logic applications, including digital signal processing, motor control, and embedded control systems. This device has been designed to save system resources and fits into existing systems with minimal modification.

Category: Memory

AT27C400-90JC has a maximum operating frequency of 50MHz with a 5V supply or 25MHz with a 3.3V supply. It is characterized with multiple sources of voltage, input structures and flip-flops, programmable logic with XOR gates and multiplexers, fast programmable input and output gates, and an IEEE 1149.1 compatible JTAG boundary scan. It also features single-cycle access to 16 registers, 2 combinational and 2 sequential Boolean function generators, and 16 characters of configurable ROM. Aside from these, it has efficient power/ground buses and high capacity memory with a maximum ROM of 3.8MB.

Application Field

AT27C400-90JC can be used in various applications such as embedded control systems, digital signal processing, motor control, and start-up/shutdown operations. It is also suitable for applications in computing, networking, industrial automation, medical and test and measurement, gaming, instrumentation, automotive, and avionics. This device can also store and modify data used in the development and maintenance of systems such as those used for cooling and storage.

Working Principle

AT27C400-90JC uses a two-network structure, which consists of two types of cells: the combinational network and the register network. The combinational network consists of basic cell functions such as XOR gates, LUTs, multiplexers, and complex functions such as multipliers. The register network consists of flip-flops, asynchronous and reset synchronous, and other sequential elements. Together, these two networks allow the user to create custom logic devices.

The device also features user-programmable input and output gates, which are used to control the operation of the device. The input gates are used to determine the flow of signals, while the output gates can be used to control external devices. Lastly, AT27C400-90JChas an IEEE 1149.1 compatible JTAG boundary scan that allows for instructional scanning of user devices. This enables the user to quickly and easily debug their designs and also to reprogram their configuration.

In conclusion, AT27C400-90JC is a low-cost, low-power, and high-density device that is perfect for many logic applications. It has a two-network structure that enables the user to create custom logic devices, as well as user-programmable input and output gates and an IEEE 1149.1 compatible JTAG boundary scan. This device can be used for embedded control systems, digital signal processing, motor control, start-up/shutdown operations, and many other applications. AT27C400-90JC offers a great solution for users looking for an efficient and reliable memory device.

The specific data is subject to PDF, and the above content is for reference