EP1K30TC144-3N

Due to market price fluctuations,if you need to purchase or consult the price.You can contact us or emial to us:   sales@allicdata.com

1. Description

Altera® ACEX 1K devices provide a die-efficient, low-cost architecture by combining look-up table (LUT) architecture with EABs. LUT-based logic provides optimized performance and efficiency for data-path, register intensive, mathematical, or digital signal processing (DSP) designs, while EABs implement RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. These elements make ACEX 1K suitable for complex logic functions and memory functions such as digital signal processing, wide data-path manipulation, data transformation and microcontrollers, as required in high-performance communications applications. Based on reconfigurable CMOS SRAM elements, the ACEX 1K architecture incorporates all features necessary to implement common gate array megafunctions, along with a high pin count to enable an effective interface with system components. The advanced process and the low voltage requirement of the 2.5-V core allow ACEX 1K devices to meet the requirements of low-cost, high-volume applications ranging from DSL modems to low-cost switches. The ability to reconfigure ACEX 1K devices enables complete testing prior to shipment and allows the designer to focus on simulation and design verification. ACEX 1K device reconfigurability eliminates inventory management for gate array designs and test vector generation for fault coverage

2. Features

    1. Programmable logic devices (PLDs), providing low cost system-on-a-programmable-chip (SOPC) integration in a single device

        – Enhanced embedded array for implementing megafunctions such as efficient memory and specialized logic functions

        – Dual-port capability with up to 16-bit width per embedded array block (EAB)

        – Logic array for general logic functions

    2. High density

        – 10,000 to 100,000 typical gates (see Table 1)

        – Up to 49,152 RAM bits (4,096 bits per EAB, all of which can be used without reducing logic capacity)

    3. Cost-efficient programmable architecture for high-volume applications

        – Cost-optimized process 

        – Low cost solution for high-performance communications applications

    4. System-level features

        – MultiVoltTM I/O pins can drive or be driven by 2.5-V, 3.3-V, or 5.0-V devices

        – Low power consumption

        – Bidirectional I/O performance (setup time [tSU] and clock-tooutput delay [tCO]) up to 250 MHz

        – Fully compliant with the peripheral component interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 3.3-V operation at 33 MHz or 66 MHz

    5. Extended temperature range

        – -1 speed grade devices are compliant with PCI Local Bus Specification, Revision 2.2 for 5.0-V operation

        – Built-in Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990, available without consuming additional device logic.

        – Operate with a 2.5-V internal supply voltage

        – In-circuit reconfigurability (ICR) via external configuration devices, intelligent controller, or JTAG port

        – ClockLockTM and ClockBoostTM options for reduced clock delay, clock skew, and clock multiplication

        – Built-in, low-skew clock distribution trees

        – 100% functional testing of all devices; test vectors or scan chains are not required

        – Pull-up on I/O pins before and during configuration

    6. Flexible interconnect

        – FastTrack® Interconnect continuous routing structure for fast, predictable interconnect delays

        – Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators 

        – Dedicated cascade chain that implements high-speed, high-fan-in logic functions 

        – Tri-state emulation that implements internal tri-state buses

        – Up to six global clock signals and four global clear signals

    7. Powerful I/O pins

        – Individual tri-state output enable control for each pin

        – Open-drain option on each I/O pin

        – Programmable output slew-rate control to reduce switching noise

        – Clamp to VCCIO user-selectable on a pin-by-pin basis

        – Supports hot-socketing

    8. Software design support and automatic place-and-route provided by Altera development systems for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations

    9. Flexible package options are available in 100 to 484 pins, including the innovative FineLine BGATM packages (see Tables 2 and 3)

  10. Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), DesignWare components, Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic