PI6C4500DEDR

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

The PI6C4500DEDR is a low-jitter, programmable, high-performance clock generator, PLL and frequency synthesizer from Pericom Semiconductor. It utilizes a unique, advanced switching technique to deliver the lowest jitter and best-in-class performance of any Phase-Locked Loop (PLL) based clock generator, while supporting applications with frequencies up to 2GHz. The PI6C4500DEDR is designed to provide cost-sutherland solutions to high-performance clock generation, jitter management and clock generation with integrated PLLs.

Applications include communications, networking, broadcast video, storage systems, enterprise servers and embedded systems. The PI6C4500DEDR can be used in network equipment, base stations, routers, switchgear, set-top boxes, media converters, SONET/ SDH uplink, telecom, cable TV and other applications requiring low-jitter clock generators.

The PI6C4500DEDR consists of a Phase-Locked Loop (PLL), a voltage-controlled oscillator (VCO) and a reference oscillator. The PLL will lock to a reference frequency input, and outputs a wide range of frequencies at various voltage levels. The VCO has two frequency dividers and is designed to provide a wide range of output frequencies. The VDDD pin is used to supply the operating voltage and the VSSD pin is used as the ground reference.

The PLL can be programmed to accept a wide range of reference frequencies from 10MHz to 200MHz. The PI6C4500DEDR supports a wide range of voltage levels from 2Vcc to 3.3Vcc. The VCO is programmed for a wide range of operation frequencies from 2MHz to more than 2GHz. The Output Switch enables the user to switch the outputs to separate reference sources for a variety of applications and enhance system performance. Additionally, the PI6C4500DEDR includes several features like Analog PLL Loop Filter, Charge Pump, Charge Pump Curve Trimming, Frequency Lock Detect, Adjustable Reference Clock Output, Adjustable Clock Output Frequency, Adjustable Clock Output Amplitude, Power On Reset and In-rush current protection.

The PI6C4500DEDR enables cost and space saving the on-board generation of low-jitter clock signals. It has a low operating power of 94mW at 3.3V, leading to improved system-wide power efficiency, and is packaged in a tiny package to save space. Pericom’s Performance First philosophy is seen in the PI6C4500DEDR in its high efficiency, low jitter and wide operating range.

The PI6C4500DEDR is an innovative, low-jitter, programmable clock generator and PLL frequency synthesizer from Pericom Semiconductor. It enables clock generation from 10MHz to 2GHz and jitter management from 12kHz to 40MHz. The PI6C4500DEDR is ideal for applications such as communications, networking, broadcast video, storage systems, enterprise servers and embedded systems. This device is available in a small package and consumes very low power, making it an ideal choice for cost-sensitive applications.

The specific data is subject to PDF, and the above content is for reference