STM32F105VCT6

Due to market price fluctuations,if you need to purchase or consult the price.You can contact us or emial to us:   sales@allicdata.com

1. Describe

The STM32F105VCT6 and STM32F107xx cable families include a high-performance ARM® Cortex®-M3 32-bit RISC core running at 72 MHz, high-speed embedded memory, and various enhanced I/Os and peripherals connected to two APB buses. All devices offer two 12-bit ADCs, four general-purpose 16-bit timers, and a PWM timer, and As standard and advanced communication interfaces: up to two I2C, three SPI, two I2S, five USART, one USB OTG FS and two CAN. Ethernet is only available on STM32F107xx. The STM32F105xx and STM32F107xx cable series can be used in the –40 to +105 °C temperature range, 2.0 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications. The STM32F105xx and STM32F107xx cable families are available in three different device package types: from 64-pin to 100-pin.

2. Feature

    1. Core: ARM® 32-bit Cortex®-M3 CPU

        – 72 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1) performance Wait state memory access is 0

        – Single-cycle multiply and hardware divide

    2. remember

        – 64 to 256 KB of flash memory

        – 64 KB general purpose SRAM

    3. Clock, reset and power management

        – 2.0 to 3.6 V application power and I/O

        – POR, PDR and programmable voltage Detector (PVD)

        – 3 to 25 MHz crystal oscillator

        – Internal 8 MHz factory trimmed RC

        – Internal 40 kHz RC with calibration

        – 32 kHz oscillator for RTC with calibration

    4. low power

        – Sleep, Stop and Standby modes

        – VBAT power supply for RTC and backup registers

    5. 2 × 12-bit, 1 µs A/D converters (16 channels)

        – Conversion range: 0 to 3.6 V

        – Sample and hold capability

        – temperature sensor

        – Up to 2 MSPS in interleaved mode

    6. 2 × 12-bit D/A converters

    7. DMA: 12-channel DMA controller

        – Peripherals supported: timers, ADCs, DACs, I2S, SPI, I2C and USART

    8. Debug mode

        – Serial Wire Debug (SWD) and JTAG interface

        – Cortex®-M3 Embedded Trace Macrocell™

    9. Up to 80 fast I/O ports

        – 51/80 I/O, all mappable to 16 external Interrupt vectoring and almost all 5 V fault tolerance

  10. CRC calculation unit, 96-bit unique ID Up to 10 timers with pin remapping

        – Up to four 16-bit timers, up to four per timer IC/OC/PWM or pulse counter and Quadrature (incremental) encoder input

        – 1 × 16-bit motor control PWM timer with Dead time generation and emergency stop

        – 2 × watchdog timers (independent and window)

        – SysTick timer: a 24-bit down counter

        – Two 16-bit basic timers for driving DAC

  11. Up to 14 fixed communication interfaces Remapping capability

        – Up to 2 I2C interfaces (SMBus/PMBus)

        – Up to 5 USARTs (ISO 7816 interface, LIN, IrDA function, modem control)

        – Up to 3 SPIs (18 Mbit/s), 2 with Multiple I2S interfaces for audio Best-in-class accuracy through advanced PLL scheme

        – 2 CAN interfaces (2.0B active) with 512 Dedicated SRAM bytes

        – USB 2.0 Full Speed Device/Host/OTG Controller On-chip PHY supporting HNP/SRP/ID 1.25 KB of dedicated SRAM

        – 10/100 Ethernet MAC with dedicated DMA and SRAM (4 KB): IEEE1588 hardware Yes, MII/RMII is available for all packages

3. Application

    1. motor driver

    2. application control

    3. Medical and Handheld Devices

    4. Industrial application

    5. programmable logic controller

    6. Inverter

    7. Printers and Scanners

    8. alarm system

    9. Video intercom

  10. HVAC

  11. Home Audio Equipment

4. Pin configuration

5. Fully compatible with the whole family

STM32F105xx and STM32F107xx form a cable family, Members are fully pin-to-pin, software and function compatible. STM32F105xx and STM32F107xx are drop-in replacements for low, medium and high density A high-performance family of devices that allows users to experiment with different memory densities and peripherals provides greater freedom of cycling during development.