SY58036UMI

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

SY58036UMI is a high speed Clock/Timing signal buffer chip from Sanken Electric Company. It is designed to buffer and drive up to four clock outputs from an input clock signal. The chip is designed for the most demanding applications that require low propagation delays and low jitter. SY58036UMI can operate as a single-ended or differential output signal driver.

The applications of SY58036UMI are:

• Digital signal processing (DSP)
• Video signal processing
• Multi-channel motherboards
• High-speed databus applications
• High-speed distributed clock networks

SY58036UMI offers low propagation delay and jitter, low noise and low power consumption. The output signals are well balanced and provide better signal integrity. It supports output frequency up to 100MHz so it can meet the most demanding clock signal requirements.

SY58036Umi also features an adjustable input buffer delay and a low power detect mode. In the low power detect mode the output is latched at a maximum value and the chip consumes only the minimal power. This feature helps to reduce the power consumption of the system.

The working principle of SY58036UMI is illustrated by the following diagram:

The input clock signal enters through pin 1 and is passed to the input buffer. The input buffer amplifies the signal, sets the timing margin, and controls the start-up of the input clock. The clock signal then travels to the Frequency Synthesizer which is used to synthesize the clock frequency based on the start-up count of the input clock signal. The Frequency Synthesizer also generates the 4 timing signals on pins 10, 12, 14, and 16. These signals are used to divide the input clock signal in order to generate outputs on pins 18, 20, 22 and 24. The outputs from pins 18, 20, 22 and 24 are buffered before driving the output signals.

The SY58036UMI has many features that are designed to ensure the best performance in a variety of clock/timing applications. It has an input buffer that is adjustable in order to provide more margin on the setup time. An adjustable slew rate is also available to reduce the amount of noise present on the clock network. Additionally, the SY58036UMI has an internal low-power detect mode which can be used to further reduce power consumption. With all of these features, the SY58036UMI is well suited for demanding clock/timing applications.

The specific data is subject to PDF, and the above content is for reference