49FCT805PYGI

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

The 49FCT805PYGI is a differential 3.3V clock driver/buffer specifically designed to drive up to 16 low-skew 2-to-1 low voltage differential signaling (LVDS) drivers. Suitable for applications ranging from system clocks to backplane clock distribution, the 49FCT805PYGI is ideal for devices with stringent skew requirements and tight parameters such as datacom devices and server backplanes designs.

Application Field

The 49FCT805PYGI is used as a differential clock buffer/driver for data communications and clock distribution applications. It has broad applications in areas such as communications, routing, server backplanes and hub systems.

The device operates by amplifying the incoming clock signal and distributing it to 16 individual outputs (or data channels). The buffer has low-skew and low-jitter characteristics which enable it to accurately and evenly drive multiple streams of data across the backplane. The buffer has ultra-low power consumption and one of the fastest end-to-end skew performance available on the market.

Working Princple

The 49FCT805PYGI works by amplifying and driving a single input clock signal on its 16 output buffers. The device is fully differential logic (LVDS) and has a fast, low-power 3.3V operation. The device is capable of driving standard 0.33mm line pitches and the output buffers are capable of driving high capacitive loads of up to 600pF.

In terms of performance, the 49FCT805PYGI has a maximum differential output frequency of 1212.5MHz and a maximum single-ended frequency of 1062.5MHz. Maximum jitter is 250ps and the device provides 25ps of fast edge-to-edge skew performance. The device features 3 state enable/disable options: 0 (all outputs disabled), 1 (all outputs enabled) and EN (enable/disable bits).

In terms of power consumption, the 49FCT805PYGI has an active current draw of 103mA and a standby current draw of 13mA. The device is built using advanced semiconductor process technology and offers tight parametric tolerances (<10%). The device is available in 64-lead TQFP and 64-bump leadless packages.

The specific data is subject to PDF, and the above content is for reference