AD9215BRUZRL7-105

Due to market price fluctuations,if you need to purchase or consult the price.You can contact us or emial to us:   sales@allicdata.com

1. DESCRIPTION

The AD9215BRUZRL7-105 is a family of monolithic, single 3 V supply, 10-bit, 65/80/105 MSPS analog-to-digital converters (ADC). This family features a high performance sample-and-hold amplifier (SHA) and voltage reference. The AD9215BRUZRL7-105 uses a multistage differential pipelined architecture with output error correction logic to provide 10-bit accuracy at 105 MSPS data rates and to guarantee no missing codes over the full operating temperature range. The wide bandwidth, truly differential sample-and-hold amplifier (SHA) allows for a variety of user-selectable input ranges and offsets including single-ended applications. It is suitable for multiplexed systems that switch full-scale voltage levels in successive channels and for sampling single-channel inputs at frequencies well beyond the Nyquist rate. Combined with power and cost savings over previously available ADCs, the AD9215BRUZRL7-105 is suitable for applications in communications, imaging, and medical ultrasound. A single-ended clock input is used to control all internal conversion cycles. A duty cycle stabilizer compensates for wide variations in the clock duty cycle while maintaining excellent performance. The digital output data is presented in straight binary or twos complement formats. An out-of-range signal indicates an overflow condition, which can be used with the MSB to determine low or high overflow.  Fabricated on an advanced CMOS process, the AD9215BRUZRL7-105 is available in both a 28-lead surface-mount plastic package and a 32-lead chip scale package and is specified over the industrial temperature range of −40°C to +85°C. 

2. FEATURES

    1. Single 3 V supply operation (2.7 V to 3.3 V)

    2. SNR = 58 dBc (to Nyquist)

    3. SFDR = 77 dBc (to Nyquist)

    4. Low power ADC core: 96 mW at 65 MSPS, 104 mW @ 80 MSPS, 120 mW at 105 MSPS

    5. Differential input with 300 MHz bandwidth

    6. On-chip reference and sample-and-hold amplifier

    7. DNL = ±0.25 LSB

    8. Flexible analog input: 1 V p-p to 2 V p-p range

    9. Offset binary or twos complement data format

  10. Clock duty cycle stabilizer

3. APPLICATIONS

    1. Ultrasound equipment

    2. IF sampling in communications receivers

    3. Battery-powered instruments

    4. Hand-held scopemeters

    5. Low cost digital oscilloscopes

4. PRODUCT HIGHLIGHTS

    1. The AD9215BRUZRL7-105 operates from a single 3 V power supply and features a separate digital output driver supply to accommodate 2.5 V and 3.3 V logic families.

    2. Operating at 105 MSPS, the AD9215BRUZRL7-105 core ADC consumes a low 120 mW; at 80 MSPS, the power dissipation is 104 mW; and at 65 MSPS, the power dissipation is 96 mW.

    3. The patented SHA input maintains excellent performance for input frequencies up to 200 MHz and can be configured for single-ended or differential operation.

    4. The AD9215BRUZRL7-105 is part of several pin compatible 10-, 12-, and 14-bit low power ADCs. This allows a simplified upgrade from 10 bits to 12 bits for systems up to 80 MSPS.

    5. The clock duty cycle stabilizer maintains converter performance over a wide range of clock pulse widths.

    6. The out of range (OR) output bit indicates when the signal is beyond the selected input range.