IDT5T9821NLGI

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers

IDT5T9821NLGI is known as a high performance, low jitter clock generator. This type of clock generator can provide a single reference frequency with multi-outputs with precise frequency modulation. With proper clock distribution, this device can provide the jitter-skied clock signals necessary to support faster serial interface communication links. It can be used in both commercial and industrial applications.

Applications

IDT5T9821NLGI is an application specific device which can be used to implement a variety of timing-critical tasks within various industries. Prospective applications of the device include:

• Communication and Data Networking: Frequency synchronisation for routers, bridges, hubs and switches
• Telecommunication and Wireless Communication: Frequency synthesis for CDMA and DWDM local loops
• Video: Frequency synthesis for broadcast and multi-plexed video networks, such as routers and switches
• Computer: Clock synchronization for computer motherboards and high-speed disk drives.
• Industrial Control: Clock regulation for PLCs, motion control, and motor control systems.
• Medical Instrumentation: Frequency synthesis for patient monitoring, imaging and diagnostics

Working Principle

IDT5T9821NLGI consists of a Voltage Controlled Oscillator (VCO), a Phase Frequency Detector (PFD), and a programmable DCO loop filter. The VCO, which is the actual oscillator, uses a negative resistance oscillator circuit to generate the reference signal. The internal VCO can generate frequencies up to 1GHz.

The PFD continuously monitors the feedback signal from the output to the input and compares it with the input clock (ref_clk). It then sends the error signals to the loop filter to adjust the internal VCO’s frequency in order to achieve the output desired by the user. The DCO loop filter is a programmable device, meaning users can configure the loop filter parameters (K1 and K2) based on their applications.

As the loop filter will dictate the frequency error contribution and stability of the system, users should determine the suitable parameters for their applications. Furthermore, the enable and output drive strength of the device can also be programmed via an SPI based digital interface, making it highly configurable to suit a wide range of applications.

The specific data is subject to PDF, and the above content is for reference