SN74HC259N

Due to market price fluctuations,if you need to purchase or consult the price.You can contact us or emial to us:   sales@allicdata.com

1. Describe

The design of these 8-bit addressable latches For digital general purpose storage applications system. Specific uses include working registers, Serial Holding Registers and Active High Decoder or a demultiplexer. They are multifunctional devices Ability to store single row data in eight addressable latch and is a 1-of-8 decoder or Demultiplexer with active high output.

2. Feature

    1. Wide operating voltage range from 2 V to 6 V

    2. High current inverting output drives up to 10 LSTTL loads

    3. Low power consumption, up to 80μA ICC

    4. Typical tpd = 14 ns

    5. ±4 mA output drive at 5 V

    6. Low input current of 1 μA (max)

    7. 8-bit parallel output storage register performs serial-to-parallel conversion and storage

    8. Asynchronous parallel clear

    9. Active high decoder

  10. Enabling input simplifies scaling

  11. Scalable for n-bit applications

  12. Four different functional modes

3. Pin configuration

4. Function description

These 8-bit addressable latches are designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial holding registers, and active-high decoders or demultiplexers. They are multifunction devices capable of storing single-wire data in eight addressable latches and are 1-of-8 decoders or demultiplexers with active-high outputs. Four different modes of operation are selectable by controlling the clear (CLR) and enable (G) inputs. In addressable latch mode, the data at the data input is written to the addressable latch. Addressed latches follow the data input and all unaddressed latches retain their previous state. In memory mode, all latches retain their previous state, unaffected by data or address inputs. To eliminate the possibility of erroneous data being entered into the latches, G should be held high (inactive) when the address line is changed. In 1-of-8 decode or demultiplex mode, the addressed output follows the level of the D input and all other outputs are low. In clear mode, all outputs are low and unaffected by address and data inputs.