MT48LC2M32B2B5-6A AAT:J TR

Series:	Automotive, AEC-Q100
Packaging:	Tape & Reel (TR)
Part Status:	Obsolete
Memory Type:	Volatile
Memory Format:	DRAM
Technology:	SDRAM
Memory Size:	64Mb (2M x 32)
Clock Frequency:	167MHz
Write Cycle Time - Word, Page:	12ns
Access Time:	5.4ns
Memory Interface:	Parallel
Voltage - Supply:	3 V ~ 3.6 V
Operating Temperature:	-40°C ~ 105°C (TA)
Mounting Type:	Surface Mount
Package / Case:	90-VFBGA
Supplier Device Package:	90-VFBGA (8x13)
Base Part Number:	MT48LC2M32B2

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

<div class=" memory"><p>The MT48LC2M32B2B5-6A AAT:J TR is a DRAM memory device from the Wide IO SDRAM family of products from Micron Technology. It is a 32-bit wide synchronous DRAM that runs at an operating voltage of 1.4 volts and has a maximum clock frequency of 400 megahertz. The device is designed for use in memory-intensive applications such as embedded applications, network security systems, and video game consoles, among others.</p><p>The device is a dual-bank 4Mx32 Wide IO SDRAM. It has two independent 4Mx32 banks of synchronous DRAM, each having its own logic circuitry. It provides a single data output port and two address ports, one for the bank 0 address and one for the bank 1 address. It also provides two data input ports, one for the bank 0 data and one for the bank 1 data. It has an internal DRAM core that consists of 256Mx4 banks of DRAM plus an additional 4Mx32 bank for parity.</p><p>The device has a self-refresh feature that automatically refreshes the data in the DRAM core when the device is idle. This is done by a temperature-controlled oscillator that clocks the refresh command of the self-refresh logic. The self-refresh feature helps to conserve system power and to reduce system latency when the device is idle. The device also has a Data-Error Detection and Correction (EDC) logic circuit that provides protection against data corruption due to single-bit errors.</p><p>The device has built-in controllers that support up to three operations: Burst-mode Reads, Random Reads and Writes, and Auto-Precharge. The Burst-mode Reads function allows the device to read data from an external address space at a rate of up to 16 times the clock frequency. The Random Reads and Writes function allows the device to randomly access any address in the internal DRAM core at any time, as long as it is provided with a valid address. The Auto-Precharge function allows the device to automatically precharge the internal DRAM core, thereby removing the need for manual control of precharging. </p><p>The device also has a Multi-Page Interleave (MPI) feature that enables multiple pages to be addressed simultaneously. This is done by interleaving the address bits and assigning them to different memory banks. This feature is useful for applications such as video and image processing and high-speed networking, where the data is stored in different pages and needs to be accessed quickly.</p><p>The MT48LC2M32B2B5-6A AAT:J TR is a high-performance SDRAM memory device that is suitable for use in memory-intensive applications. Its features such as self-refresh, EDC, and Burst-mode Reads as well as MPI make it a good choice for such applications. </p></div>

The specific data is subject to PDF, and the above content is for reference

Part Number	Manufacturer	Price	Quantity	Description