DS1706SESA

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

Power Management Integrated Circuit (PMIC) supervisors are essential for monitoring voltage rails, providing open circuit detection and assisting in resetting the system. The DS1706SESA is a new type of supervisor IC specifically designed to meet the needs of modern high-power ASIC and FPGA applications. It allows multiple voltage rails to be monitored and, if necessary, reset to a preset safe value.

The DS1706SESA is a low-power, low-voltage supervisor with several features that make it ideal for the modern ASIC and FPGA applications. The supervisor offers an adjustable voltage threshold, an open circuit detection, a Halt on Failure (HOF) feature and a 25 mA (minimum quiescent current) guaranteed reset capability. This ensures a robust reset behavior and makes the power-up process more reliable.

The DS1706SESA monitors multiple voltage rails and can detect when any of them falls below a programmable voltage threshold. The supervisor has two op-amps that can convert the voltage to a differential signal and the signal can be converted back at the processor. The Halt on Failure feature, which is active when the Device Monitor Enable bit is set, keeps the processor in reset mode until a valid reset is detected. When the reset signal is generated, the supervisor sets the reset bit, which can then be read by the processor.

The DS1706SESA also offers an open circuit detection feature. This allows the IC to detect when the voltage rail under observation is not being supplied with power. When the open circuit is detected, the IC will set the OpDet bit, which can then be read by the processor. This ensures that the processor is aware of the open circuit condition before it attempts to power-up.

The Reset timer feature of the DS1706SESA allows the supervisor to reset the system if the voltage falls below the preset threshold for more than a specified amount of time. This timer is used to ensure that the processor does not remain in reset for an extended period of time, which may prevent the system from coming back up. The timer can be set from 0-255msec and is designed to give the system enough time to reduce any glitches that may occur during startup.

The DS1706SESA is an ideal solution for applications requiring reliable power-up behavior. The adjustable voltage threshold and open circuit detection let the supervisor accurately monitor multiple voltage rails and issue a reset signal if necessary. The Halt on Failure feature protects the processor against unpredictable voltage irregularities, while the reset timer prevents the system from remaining in reset for an extended period of time. With its low power consumption, low voltage operation and robust features, the DS1706SESA is an excellent choice for any modern ASIC or FPGA applications.

The specific data is subject to PDF, and the above content is for reference