DS1833Z-10/T&R

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

Power management integrated circuits (PMICs) is one of the main applications in electronics design and a key technology in switching power supplies. Supervisor circuits are PMICs designed to monitor specific conditions in a system to ensure proper operation. The DS1833Z-10/TR is a family of new four-pin, three-state Supervisors available in SC-70 packages and featuring power-on reset and push-pull power-good signals. This supervisor may be used to ensure, especially in portable applications, that a system works properly and safely.

The DS1833Z-10/TR application field includes industrial, consumer, and communications control products. An example of such a system includes distributed power supply systems, portable telephones, and battery-operating system application. In (industrial) applications like distributed supply systems and UPS systems, it is required for an external reset signal to be sent when the output is out of range. The DS1833Z-10/TR is a single supervisor capable of performing both the power on reset and power good functions.

The DS1833Z-10/TR is composed of four sections, each optimized to serve a different purpose. The master voltage detector (MVD) initiates the output assertion of a power-on reset signal and generally controls the power on sequence. It is a comparator with a reference voltage (VREF) monitoring section. The watchdog timer maintains the power-on reset pulse width, and creates a time delay to guard the system against any latent errors. The manual reset (MR) sequence is employed to abort a power-on reset cycle. Finally, the power-on reset inactive (PORI) output is provided to detect the power on reset time. It is typically 0.5V above the POR voltage.

The reset detection and power good functions, together with the manual reset input and PORI output, make the DS1833Z-10/TR a great supervisor for all kinds of consumer, industrial and communication system applications. When power is applied, the MVD initiates the assertion of the power-on reset signal and guards against any latent errors by the watchdog timer. The manual reset input is capable of aborting the power-on reset cycle. This can be used to reset the system or to activate a power-on reset cycle. Finally, the PORI output serves to detect the power-on reset time, and is a typical 0.5V higher than the POR voltage.

The DS1833Z-10/TR also has a few more features. An open-collector output is provided for power-good indication. This is the only open-collector output available in the DS1833Z-10/TR. The reset logic levels are provided to indicate the status of the power-on reset and manual reset signals. The total power-on reset pulse width is factory programmed during final testing. Consumers can also select the power-on reset polarity. Both power-on reset and power-good output are asserted as long as the voltage is within the operating range.

In conclusion, the DS1833Z-10/TR is a great supervisor for any applications including industrial, communication and consumer. With its four-pin, three-state design, the DS1833Z-10/TR is an excellent performer in conducting both power-on reset and power-good functions. Its features include power-on reset signal, manual reset input, PORI output, open-collector output, reset logic levels and power-on reset pulse width. It is a great choice for all such applications.

The specific data is subject to PDF, and the above content is for reference