SI5351C-B05650-GM

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

The SI5351C-B056-50-GM is a low-phase-noise clock generator and clock multiplier for clocking and timing applications. It can generate a variety of clock outputs from xtal, 24 MHz base-clock,or 10 MHz signal sources. It is available in the 535x c-b packages, which feature a 48-bit phase accumulator, an adjustable phase offset and a 125MHz VCO.

The SI5351C-B056-50-GM has a VCO with a frequency range of 125 MHz – 301 MHz. It is 1.8-volt logic compatible, and features an integrated phase-locked loop (PLL) for improving the spectral purity of the clock to a very low level, typically +-7 dBc, making it suitable for a wide range of applications. The PLL also allows for up to a 250 ppm clock rate matching accuracy, and fine-tuning adjustments of frequency and phase offsets.

The SI5351C-B056-50-GM provides a total of three clock channels that range up to 250 MHz. Each one features adjustable skew for improved jitter performance. The clock outputs are enabled and disabled by a set of global enable pins, and each channel can have its own individual enable/disable pin. The clock generators also feature a global reset and individual reset pins which reset all or a specific channel.

The ability to program the SI5351C-B056-50-GM makes it suitable for a broad range of applications, such as cellular base stations, wired telecommunications and industrial control. It is particularly well-suited for use in applications that require low-jitter and tight clock accuracy. The use of the SI5351C-B056-50-GM eliminates the need for a traditional oscillator or clock generator, thereby reducing component count and cost.

The SI5351C-B056-50-GM is an ideal choice for clock and timing applications that require frequency-adjustable clock sources and tight jitter performance. It features a variety of features and flexible programming options, making it suitable for a wide range of applications. The use of the integrated PLL provides improved spectral purity and a low-jitter clock suitable for any application requiring low-jitter clock sources.

The specific data is subject to PDF, and the above content is for reference