CDCE913PWRG4

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

The CDCE913PWRG4 is a low-power, low-frequency clock generator, PLL, frequency synthesizer, and jitter attenuator ideally suited for communications and networking applications, and is an excellent addition to many clock and timing designs. Its features include an integrated low-noise, low-jitter PLL, programmable output frequency, programmable reference frequency, and frequency division and shift logic.

The CDCE913PWRG4 consists of two blocks: a PLL block and a digital pulse division and shift logic block. The PLL block is used to generate a low-jitter clean frequency from an input reference clock. The digital pulse division and shift block is used to generate an output clock frequency that is an integral multiple of the reference frequency.

The device also includes an integrated low-jitter PLL to generate a clean clock signal that can be used for communications and networking applications. This PLL can be programmed to generate a clock signal with a range of frequencies from 1 MHz to 200 MHz. Its jitter is less than 0.05 ps.

In addition, the device has a range of programmable features, including programmable output frequency, programmable reference frequency, frequency division, and phase shift logic. This allows designers to customize the device to fit their exact requirements, as well as to reduce the number of components required for a particular design.

Furthermore, the device has a wide range of power supply options, making it an ideal choice for low-power applications. The device accepts an input voltage range from 1.5V to 3.3V, and the power consumption is extremely low — typically less than 10 mW.

The CDCE913PWRG4 is ideal for a broad range of applications, including communications and networking, mobile devices, storage, and embedded systems. Its wide range of features, low power consumption, and small size make it a perfect addition to many clock and timing designs.

The specific data is subject to PDF, and the above content is for reference