DS1312E+

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

DS1312E+ is a high-performance SRAM Memory Controller designed for high-end embedded system applications. Its flexibility allows for a wide range of applications, from communications to security. DS1312E+ provides a feature-rich design, utilizing advanced FPGA architecture and low power technology, with an emphasis on reliable operation. The chip is optimized to work with DDR3, DDR4, GDDR5 and other 16-bit/32-bit DRAMs with a 128 bit bus, up to 6.4 Gbps data rate. It is also compatible with a variety of devices, such as NAND flash and Serial FPDP, eMMC and MMC, and offers features such as RAID 5 and ECC data protection.

The major features of the DS1312E+ include:

• On-chip SRAM controller, operating at 83.3 MHz/166 MHz.
• Supports simultaneous accesses from multiple channels to bridge shared memory, cache memory, and non-volatile memory.
• High-speed burst transfers with flexible access width and burst length.
• Supports EDC, ECC, CRC, and parity error detection.
• On-chip error reporting, error logging, and on-chip error locking.
• Low power consumption, including power saving modes.
• Support for PCI Express, SATA, and USB3.0 host controllers.

The functional block diagram of the DS1312E+ is shown in Figure 1. It consists of a CPU, a DRAM interface unit, an SRAM controller, a data mux and a memory controller. The CPU is responsible for controlling the overall operation of the device and also managing the SRAM controller, data mux, and memory controller. The DRAM interface unit connects the device to the DRAM, and the data mux further connects the device to the memory. The memory controller is responsible for arbitrating access requests from different channels, queuing commands, and timing commands. The SRAM controller is responsible for controlling the communication with the DDR3, DDR4, and GDDR5 interfaces.

Figure 2 shows the working principle of the DS1312E+. The CPU sends control signals to the DRAM controller and memory controller in order to start an access request. The DRAM controller then sends the command to the DRAM and waits for the DRAM to respond. The DRAM controller generates a timing signal which is used by the memory controller to control the timing of the access request. The memory controller arbitrates the access request from multiple channels and queues them in order and transmits them to the DRAM. The data mux ensures that the data is sent and received in the correct order. The SRAM controller then transfers data from the DRAM to the SRAM memory and the CPU.

The DS1312E+ has many advantages, including its versatility, reliability, low power consumption, and high-speed burst transfers. It is designed for a wide range of application scenarios, from embedded systems to communications and security applications. Furthermore, its compatibility with a variety of devices, such as NAND flash and Serial FPDP and its support for error detection and protection, make it an ideal SRAM Memory Controller for advanced system applications.

The specific data is subject to PDF, and the above content is for reference