HEF4017BT,652

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

HEF4017BT,652 is a 5-stage Johnson counter with 10 decoded outputs and an overriding asynchronous master reset.All clock inputs must rise with a short delay to ensure reliable operation.It is unipolar and is fabricated in an advanced silicon-gate CMOS technology. Features include the ability to achieve very high speeds through a single stage, low power consumption, wide supply range and fully static operation.

This device is provided in a 16-pin dual in-line plastic package (DIP-16) and a 16-pin surface-mount plastic package (SOIC-16).The application field is many and varied, but its most common uses are in digital circuits that require fast counting at high speed, such as in digital to analogue converters (DAC) and programmable amplifiers.It is also used in synchronous clock recovery systems, which take an asynchronous input clock pulse stream and convert it into an output with a predetermined frequency.The device is also used for frequency division, where the input clock frequency is divided down to a lower frequency suitable for driving other circuitry.

The working principle of the HEF4017BT,652 is based on the same concept as other types of binary or Johnson counters.The input clock signal is divided down into a series of divided outputs, each with a frequency of half that of the one preceding it.The count terminal of each stage is then passed to the clock of the next stage in the chain, thus enabling a nested series of divided outputs to be generated.For example, the first output (Q1) is the divided clock, the second output (Q2) is a clock that is half the frequency of the Q1 signal, and so on down the chain.

Each output terminal is capable of driving one or more low-power loads, with an output current of up to 10mA.The output can in turn be used to control other devices, such as LEDs or digital logic circuitry. In addition, the device also incorporates an ‘asynchronous’ reset terminal which, when asserted, sets all counter stages to zero and sets all outputs to a low state.

In summary, HEF4017BT,652 is a versatile 5-stage Johnson counter and divider device, with 10 decoded outputs and an asynchronous master reset.It is suitable for use in many digital circuits, such as DACs and programmable amplifiers, as well as in synchronous clock recovery and frequency division applications.The device is manufactured in an advanced silicon-gate CMOS technology and is provided in both a 16-pin DIP and a 16-pin SOIC package.

The specific data is subject to PDF, and the above content is for reference