SC28C94A1A,512

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

The SC28C94A1A,512 is a multi function asynchronous communication interface controller device, designed to operate as an UART (Universal Asynchronous Receiver Transmitter) and providing communication interface to a variety of bi directional data formats. It incorporates two communication channels, one channel supports up to 512 bytes of transmit or receive data, while the other supports up to 256 bytes of transmit or receive data.

Application Field

The SC28C94A1A,512 device is suitable for a variety of embedded applications, and is specifically designed for the telecommunication and other industrial control environments and applications with the following features:

• Supports bidirectional, asynchronous data transfer
• Communicates through both the primary and secondary communication channels
• High speed data transfer up to 25Mbps
• Provides error-free data transfer
• Supports both traditional and proprietary communication protocols such as HDLC (High-Level Data Link Control) and SDL/TSL (Special Data Link/Tunable Shape Link)
• Supports Automatic Address Recognition (AAR)
• Supports high speed automatic address detection and transfer protocol negotiation
• Provides bus control logic for control protocol arbitration
• Capable of providing synchronous data transfer through its hardware Flow Control support
• Industry standard interface compatibility (EIA232, EIA485 and TTL)

Working Principle

The SC28C94A1A,512 supports two communication channels connected to one or more devices with data rates up to 25 Mbps. Each channel supports up to 512 bytes for transmit or receive data, with data being received or transmitted through serial i/o pins in a continuous stream. The device supports a wide range of operating modes and protocols including: asynchronous communication parameters such as data bits, parity and stop bits; asynchronous flow control; genuine serial communication interface. Additionally, the device provides hardware-based flow control via flow control pins and use of RTS and CTS signals. The device incorporates a built-in baud rate generator providing selectable baud rate from 2400bps to 25Mbps. Moreover, the SC28C94A1A,512 provides automatic address detection for data reception and protocol selection for data transfer.

The device operates on 3.3V DC power supply and provides both a 4-wire and 5-wire mode of operations. In 5-wire mode, the transmit pins (TX), Receive pins (RX), RTS, CTS and ground signals are provided. On the other hand, the 4-wire mode includes TX, RX, and Ground signal only. The SC28C94A1A,512 additionally supports Automatic Address Recognition (AAR) and provides twice-as-fast (TAF) and low-speed (LS) protocols to reduce required data transfer rate.

The device combines an internal SRAM and a CPU core into the same package, allowing high speed operation with minimum power consumption. It also has a built-in clocking unit to facilitate asynchronous data transfer to and from the communication interface. Furthermore, the device has a built-in FIFO interface which increases performance and allows devices to communicate at high speed rather than relying on the UART for buffering large amounts of data. This ensures data integrity and also allows for error correction and reliability.

The SC28C94A1A,512 can operate in a master/slave mode, this depending on the architecture of the system, and allows both sides of the communication link to have the same priority and experience data transmission, since both sides can access the shared data. With the device, it is possible to have a flexible communication configuration with one side being a master and the other a slave, however each side is able to transmit and receive data.

In addition, the SC28C94A1A,512 device provides integrated hardware flow control, hardware FIFO and hardware handshaking, as well as automatic address detection and protocol negotiation. Finally, the device provides excellent error handling and diagnostic capabilities through the support of flow control and error detecting/correcting algorithms.

The specific data is subject to PDF, and the above content is for reference