XCZU28DR-L2FSVE1156I

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

The XCZU28DR-L2FSVE1156I, an Embedded System on Chip (SoC), is powered by the Zynq UltraScale+ MPSoC with favorable stability and versatility. It integrates a powerful heterogeneous processor: Mix power-efficient 64-bit quad Arm Cortex-A53s, a dual Cortex-R5s hard processor system (HPS) as well as Graphic Processing Units (GPUs). This SoC integrates a wide range of interfaces, a powerful DSP, and additional peripherals that are perfect for various kinds of applications.

This highly programmable XCZU28DR-L2FSVE1156I is suitable for applications related to:

• Industrial Automation: Platform to support vision inspection, motion control, machine automation, and integrated solutions.
• Transportation: Used as an engine control system in automotive, railways, marine, aviation, and unmanned vehicles.
• 5G Network: Applied to 5G communication, baseband processing and radio frequency transmission equipment.
• Medical Imaging: Used for computed tomography, magnetic resonance imaging, positron emission tomography, ultrasound, and x-ray imaging.

The XCZU28DR-L2FSVE1156I has an advanced power management capability, allowing for lower power consumption levels, higher performance, and increased reliability. The SoC boasts a wide variety of interfaces such as: High Bandwidth Memory (HBM), Video Output (HDMI, DP, eDP and LVDS), Digital Video Input, Audio Input and Output (I²S, I²S mux, S/PDIF). It also supports the USB 3.0, Gigabit Ethernet (GigE), LVDS, UART, I²C, SPI, and other serial base interfaces.

The XCZU28DR-L2FSVE1156I SoC is based on the Xilinx Zynq UltraScale+ MPSoC architecture which supports a high reset latency of 8 microseconds, configurable logic arrays of varying sizes, and logic optimization. This architecture also uses multiple clock domains and supports DDR3, DDR4, GDDR5, and HBM technologies, enabling a high bandwidth interface to the external memory.

The working principle of the XCZU28DR-L2FSVE1156I is that an AXI4 master can read and write data through an AXI4 interconnect node into some kind of core, such as an IP Core, a Processor Core or a Network Core. The core then passes the data to another interconnect node along the AXI4 network, which leads the data to the designed hardware. Each hardware instruction sets specific communication interface to connect with the core and read/write data. The process continues until the transmission of target data is complete. This can be used to develop high-performance systems with exceptional power efficiency.

In conclusion, the XCZU28DR-L2FSVE1156I System on Chip is ideal for applications on 5G Networks, Medical Imaging, Industrial Automation, and Transportation. It is a highly programmable solution that provides a wide variety of interfaces and has an advanced power management capability. Its versatile architecture and efficient working principle enable both high performance and energy efficiency.

The specific data is subject to PDF, and the above content is for reference