CY2309SXC-1H

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

CY2309SXC-1H is a highly integrated clock generator. This device includes a 3.2GHz very high performance/low jitter VCO, a selectable divide-by-four post divider, and fully integrated fractional-N PLL that allows users to optimize output-clock performance with independent control of jitter and cycle-to-cycle skew. The device has very small footprint of 8-pin 8-Bump with 0.4 mm pitch.

Application Field

CY2309SXC-1H is suitable for a variety of applications including home entertainment, personal computing and industrial automation systems. It offers precise frequency and low jitter output, making it ideal for wide range of system–level applications.

The device is ideal for backplane clock distribution using Clock Multiplication Unit (CMU) devices and clock fan-out buffers. It can also be used as a clock source in wide range of digital designs, including host controllers and peripheral controllers, with low jitter cycle-to-cycle-skew performance.

Working Principle

CY2309SXC-1H provides a highly integrated PLL-based solution to generate ultra low-jitter, clock outputs without the need for external components. It combines the frequency synthesizer and low-voltage differential signaling (LVDS) matched buffer amplifier outputs, providing a frequency multi-modulus divider that can generate any multiple of the input reference clock frequency.

The device generation of high frequency clocks is based on fractional-N frequency synthesizer technology. The fractional-N frequency synthesizer uses a cascaded modulo-N, or integer, and modulo-Fractional N, or fractional, divider. The modulo-N divider is used for the overall frequency multiplication and the modulo-Fractional N divider adds additional resolution for exact frequency multiplication. The clock output frequency is determined by the equation:

Where f_ref is the external reference frequency and N, F, and M are the divider settings. The internal PLL loop bandwidth can be adjusted externally to minimize jitter while the PLL loop filter is programmed by the loop gain setting.

The CY2309SXC-1H device is a low-noise, low power, and low jitter frequency generator that can be used in a variety of clock applications. It includes a VCO frequency of 3.2GHz, a selectable divide-by-four post divider, and a fully integrated fractional-N PLL. The device supports a frequency range of 1.8GHz to 3.2GHz with a reference input frequency range of 30MHz to 200MHz.

In addition to core frequencies, the device offers two types of dual refined outputs with an adjustable phase delay of up to 180 degrees to support advanced applications. The differential outputs support both low voltage (LVDS) and current mode (CMOS) signaling. These features make the device an ideal clock generator for a wide range of peripherals including host controllers, digital receivers, DDR3/DDR3L memory systems, Ethernet, and PCIe.}

The specific data is subject to PDF, and the above content is for reference