NB6LQ572MMNR4G

Due to market price fluctuations, if you need to purchase or consult the price. You can contact us or emial to us:   sales@allicdata.com

Clock timing solutions are critical for digital circuits as it determines the speed of circuit operation, accuracy of system performance, and power consumption.

The NB6LQ572MMNR4G device is a 4-channel simultaneous 3.3V clock buffer/driver IC that provides clock input-to-output delay matching and low output-to-output skew. The device accepts a LVTTL/LVCMOS input signal and outputs a low-skew clock signal to multiple points. It also has an output enable feature that allows quiet pad states during initialization and stand-by operations.

The ground-referenced outputs act as a single connection point for Clock Buffer solutions simplifying the design for customers. The NB6LQ572MMNR4G is well suited for systems that require a low noise wide range of voltage levels including 1.8V, 2.5V and 3.3V.

The NB6LQ572MMNR4G uses 6 input pins for receiving an input clock signal, in addition to the enable functionality. The range of acceptable input clock frequencies is 5MHz-322MHz, although the recommended range is 10MHz-320MHz. The input and output signals are LVTTL/LVCMOS compatible and the output is inverted versions of the inputs. The output enable is provided by another data input pin.

The NB6LQ572MMNR4G device has three main operating modes: low power mode (CMOS Mode), High speed no-skip mode and Skip Mode. The device starts in the low power mode, consuming as little as 0.3mA at single 1.8V/3.3V volt supply. The high speed no-skip mode offers up to 320MHz clock frequencies at power supply levels down to 1.65V. In this mode, all outputs will produce the same clock frequency with zero-to-maximum output-to-output skew. Finally, in Skip Mode all outputs are inhibited regardless of the input clock state. This can be used to provide an output enable feature for power savings.

The NB6LQ572MMNR4G is a low power 4-channel clock buffer/driver IC that has the capability of working at speeds up to 320MHz with low output-to-output skew. It is ideal for applications such as DDR2 / DDR3 Memory, Network, Multimedia and High Speed Applications with multiple voltage levels. The low input-to-output delay matching and the zero-to-maximum output-to-output skew capability provide a perfect match for these applications.

The specific data is subject to PDF, and the above content is for reference