AD9862BSTZ

Due to market price fluctuations,if you need to purchase or consult the price.You can contact us or emial to us:   sales@allicdata.com

1. DESCRIPTION

The AD9862BSTZ are versatile integrated mixed-signal front-ends (MxFE) that are optimized for broadband communication markets. The AD9862BSTZ are cost effective, mixed signal solutions for wireless or wireline standards based or proprietary broadband modem systems where dynamic performance, power dissipation, cost, and size are all critical attributes. The AD9860 has 10-bit ADCs and 12-bit DACs; the AD9862 has 12-bit ADCs and 14-bit DACs. The AD9862BSTZ receive path (Rx) consists of two channels that each include a high performance, 10-/12-bit, 64 MSPS analogto-digital converter (ADC), input buffer, Programmable Gain Amplifier (RxPGA), digital Hilbert filter, and decimation filter. The Rx can be used to receive real, diversity, or I/Q data at baseband or low IF. The input buffers provide a constant input impedance for both channels to ease impedance matching with external components (e.g., SAW filter). The RxPGA provides a 20 dB gain range for both channels. The output data bus can be multiplexed to accommodate a variety of interface types. The AD9862BSTZ transmit path (Tx) consists of two channels that contain high performance, 12-/14-bit, 128 MSPS digital-to-analog converters (DAC), programmable gain amplifiers (TxPGA), interpolation filters, a Hilbert filter, and digital mixers for complex or real signal frequency modulation. The Tx latch and demultiplexer circuitry can process real or I/Q data. Interpolation rates of 2× and 4× are available to ease requirements on an external reconstruction filter. For single channel systems, the digital Hilbert filter can be used with an external quadrature modulator to create an image rejection architecture. The two 12-/14-bit, high performance DACs produce an output signal that can be scaled over a 20 dB range by the TxPGA. A programmable delay-locked loop (DLL) clock multiplier and integrated timing circuits enable the use of a single external reference clock or an external crystal to generate clocking for all internal blocks and also provides two external clock outputs. Additional features include a programmable sigma-delta output, four auxiliary ADC inputs and three auxiliary DAC outputs. Device programmability is facilitated by a serial port interface (SPI) combined with a register bank. The AD9862BSTZ is available in a space saving 128-lead LQFP.

2. FEATURES

    1. Mixed-Signal Front-End Processor with Dual Converter

    2. Receive and Dual Converter Transmit Signal Paths

    3. Receive Signal Path Includes:

        Two 10-/12-Bit, 64 MSPS Sampling A/D Converters with Internal or External Independent References, Input Buffers, Programmable Gain Amplifiers, Low-Pass Decimation Filters, and a Digital Hilbert Filter

    4. Transmit Signal Path Includes:

        Two 12-/14-Bit, 128 MSPS D/A Converters with Programmable Full-Scale Output Current, Channel Independent Fine Gain and Offset Control, Digital Hilbert and Interpolation Filters, and Digitally Tunable Real or Complex Up-Converters

3. APPLICATIONS

    1. Broadband Wireless Systems Fixed Wireless, WLAN, MMDS, LMDS

    2. Broadband Wireline Systems Cable Modems, VDSL, PowerPlug

    3. Digital Communications Set-Top Boxes, Data Modems